felsabbagh3 / VortexLinks
RISC-V GPGPU
☆36Updated 5 years ago
Alternatives and similar repositories for Vortex
Users that are interested in Vortex are comparing it to the libraries listed below
Sorting:
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 8 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Pulp virtual platform☆24Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- ☆90Updated 2 weeks ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- An open-source custom cache generator.☆34Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆33Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated last month
- ☆15Updated 4 years ago