felsabbagh3 / VortexLinks
RISC-V GPGPU
☆34Updated 5 years ago
Alternatives and similar repositories for Vortex
Users that are interested in Vortex are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Pulp virtual platform☆23Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- ☆15Updated 4 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- ☆56Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- ☆64Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago