felsabbagh3 / Vortex
RISC-V GPGPU
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Vortex
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- Synthesisable SIMT-style RISC-V GPGPU☆28Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- The multi-core cluster of a PULP system.☆56Updated last week
- ☆34Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆54Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆32Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago