felsabbagh3 / VortexLinks
RISC-V GPGPU
☆34Updated 5 years ago
Alternatives and similar repositories for Vortex
Users that are interested in Vortex are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆39Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Pulp virtual platform☆23Updated 2 weeks ago
- ☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆64Updated 6 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆59Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Intel Compiler for SystemC☆24Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆56Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- ☆71Updated last week
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago