A template for developing custom FIRRTL transforms
☆10Jan 30, 2020Updated 6 years ago
Alternatives and similar repositories for firrtl-transform-tutorial
Users that are interested in firrtl-transform-tutorial are comparing it to the libraries listed below
Sorting:
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆39Sep 15, 2021Updated 4 years ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Jan 23, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Get input data from Joysticks such as the Xbox360 Controller into MATLAB. Also set vibration of the Joystick as well.☆12Dec 24, 2014Updated 11 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- ☆10Jun 1, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- The definitive firmware for DIY SpaceMouse. Replaces mouse/keyboard emulation with Native 3DConnexion driver support. Compatible with the…☆33Dec 15, 2025Updated 2 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- A ready-to-use Jemdoc-based website for research groups and similar organizations. It also contains a dynamic news/RSS-feed system which …☆11May 5, 2022Updated 3 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- This is the course taught by Prof.John Shen and Prof. Onur Mutlu from CMU☆11May 13, 2016Updated 9 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- A conda-smithy repository for ctng-compiler-activation.☆14Feb 12, 2026Updated 2 weeks ago
- ☆12May 8, 2025Updated 9 months ago
- 函数的分段线性拟合☆10Nov 15, 2017Updated 8 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- A markdown-it plug-in for rendering citations and a bibliography inside markdown☆12Dec 1, 2024Updated last year
- ☆15Feb 21, 2026Updated last week
- ☆10Jul 15, 2019Updated 6 years ago
- Qemu for the EFM32HG (for Tomu development)☆13Jan 23, 2017Updated 9 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- 哈工大深圳本科毕设开题模板☆13Nov 18, 2020Updated 5 years ago
- Arduino core for the ESP32☆10Jan 28, 2026Updated last month
- An IPKVM board for OrangePi Zero.☆12Dec 1, 2022Updated 3 years ago
- BTB-X HPCA23 code☆13Jan 6, 2023Updated 3 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago