ucb-bar / firrtl-transform-tutorialLinks
A template for developing custom FIRRTL transforms
☆10Updated 5 years ago
Alternatives and similar repositories for firrtl-transform-tutorial
Users that are interested in firrtl-transform-tutorial are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Public release☆56Updated 6 years ago
- ☆87Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 4 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆15Updated 2 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆46Updated 8 months ago
- ☆61Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆97Updated last year
- ☆20Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 10 months ago
- ☆31Updated 10 months ago
- high-performance RTL simulator☆178Updated last year
- ☆12Updated this week