ucb-bar / firrtl-transform-tutorialLinks
A template for developing custom FIRRTL transforms
☆10Updated 5 years ago
Alternatives and similar repositories for firrtl-transform-tutorial
Users that are interested in firrtl-transform-tutorial are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Public release☆58Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ☆87Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A hardware synthesis framework with multi-level paradigm☆42Updated 11 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- ILA Model Database☆24Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- high-performance RTL simulator☆184Updated last year
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Updated last month
- An integrated CGRA design framework☆91Updated 8 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 4 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 10 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated 2 weeks ago
- ☆15Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- ☆61Updated this week
- ☆52Updated 10 months ago