A template for developing custom FIRRTL transforms
☆10Jan 30, 2020Updated 6 years ago
Alternatives and similar repositories for firrtl-transform-tutorial
Users that are interested in firrtl-transform-tutorial are comparing it to the libraries listed below
Sorting:
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Jun 14, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- A conda-smithy repository for ctng-compiler-activation.☆13Feb 12, 2026Updated last month
- ☆39Sep 15, 2021Updated 4 years ago
- Get away from UCAS!!!☆15Aug 24, 2022Updated 3 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Qemu for the EFM32HG (for Tomu development)☆13Jan 23, 2017Updated 9 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- This repository contains sample code to help you extend your LSF cluster to the cloud. It provides fully functional examples of how to s…☆16Dec 17, 2025Updated 3 months ago
- ☆10Jul 15, 2019Updated 6 years ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Jan 23, 2024Updated 2 years ago
- ☆15Updated this week
- ☆10Jun 1, 2023Updated 2 years ago
- Arduino core for the ESP32☆10Mar 10, 2026Updated last week
- Library to communicate to a IQ Motion Control Module using C++☆13Aug 27, 2025Updated 6 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- PCB files for the Adafruit RFM/LoRa Radio Breakouts☆20May 22, 2019Updated 6 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Program synthesis tools and utilities for LLVM.☆20Jul 6, 2023Updated 2 years ago
- ☆27Jul 29, 2025Updated 7 months ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ☆20Nov 5, 2018Updated 7 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- RISC-V vector extension ISA simulation☆16Jun 11, 2019Updated 6 years ago
- ☆25Jun 15, 2023Updated 2 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- Deep dive into containerizing scientific apps.☆17Dec 31, 2022Updated 3 years ago