jbush001 / MiteCPU
Minimal microprocessor
☆20Updated 7 years ago
Alternatives and similar repositories for MiteCPU:
Users that are interested in MiteCPU are comparing it to the libraries listed below
- SoftCPU/SoC engine-V☆54Updated last week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 2 weeks ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- A design for TinyTapeout☆15Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago
- A RISC-V processor☆13Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Updated 8 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 3 months ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- ☆51Updated 7 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A simple three-stage RISC-V CPU☆22Updated 3 years ago
- Wishbone interconnect utilities☆39Updated last month
- mystorm sram test☆27Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago