HEAP-Lab-VT / ASIC-DEFLATE-for-memory
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆10Updated 8 months ago
Related projects: ⓘ
- Spike with a coherence supported cache model☆11Updated 2 months ago
- Fibertree emulator☆11Updated last month
- GPGPU-SIM 使用篇☆11Updated last year
- ☆13Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆48Updated 4 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆13Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆11Updated 6 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- ☆21Updated 5 months ago
- ☆15Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆13Updated 3 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆15Updated 4 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆13Updated 5 years ago
- ☆15Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆12Updated 5 years ago
- ☆17Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- ☆31Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated 8 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆19Updated 3 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆28Updated 11 months ago