HEAP-Lab-VT / ASIC-DEFLATE-for-memoryLinks
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆14Updated last year
Alternatives and similar repositories for ASIC-DEFLATE-for-memory
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆39Updated 8 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- ☆38Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆19Updated 5 years ago
- ☆106Updated last year
- ☆37Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- A Toy-Purpose TPU Simulator☆20Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- GPGPU-SIM 使用篇☆14Updated 3 years ago
- ☆29Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆18Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago