HEAP-Lab-VT / ASIC-DEFLATE-for-memory
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆13Updated 3 months ago
Alternatives and similar repositories for ASIC-DEFLATE-for-memory:
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- ☆34Updated 3 years ago
- ☆25Updated 3 years ago
- ☆27Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Gem5 with PCI Express integrated.☆16Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- ☆28Updated 5 months ago
- ☆63Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Fibertree emulator☆12Updated 4 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆20Updated 10 months ago
- ☆91Updated last year
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆15Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆20Updated 2 weeks ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- gem5 repository to study chiplet-based systems☆68Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆47Updated 2 months ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- GPGPU-SIM 使用篇☆13Updated 2 years ago