HEAP-Lab-VT / ASIC-DEFLATE-for-memory
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆12Updated 2 months ago
Alternatives and similar repositories for ASIC-DEFLATE-for-memory:
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
- agile hardware-software co-design☆47Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆33Updated 3 years ago
- A Toy-Purpose TPU Simulator☆12Updated 7 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆88Updated 11 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆25Updated 3 years ago
- ☆25Updated 9 months ago
- ☆25Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆21Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 6 months ago
- ☆23Updated 3 months ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆15Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 7 months ago
- ☆17Updated 3 months ago