HEAP-Lab-VT / ASIC-DEFLATE-for-memory
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆14Updated 6 months ago
Alternatives and similar repositories for ASIC-DEFLATE-for-memory
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
Sorting:
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- ☆35Updated 4 years ago
- ☆30Updated last month
- ☆25Updated 3 years ago
- ☆21Updated 2 months ago
- ☆30Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆19Updated 5 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- Fibertree emulator☆12Updated 6 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- ☆91Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Updated 5 years ago