HEAP-Lab-VT / ASIC-DEFLATE-for-memoryLinks
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆14Updated 7 months ago
Alternatives and similar repositories for ASIC-DEFLATE-for-memory
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
Sorting:
- A Toy-Purpose TPU Simulator☆19Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆31Updated last year
- ☆36Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆15Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆21Updated 4 months ago
- ☆19Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- ☆25Updated last year
- ☆31Updated 2 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- Fibertree emulator☆12Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆14Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- ☆26Updated 3 years ago
- Spike with a coherence supported cache model☆13Updated 11 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year