HEAP-Lab-VT / ASIC-DEFLATE-for-memoryLinks
hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
☆16Updated last year
Alternatives and similar repositories for ASIC-DEFLATE-for-memory
Users that are interested in ASIC-DEFLATE-for-memory are comparing it to the libraries listed below
Sorting:
- ☆36Updated 4 years ago
- ☆42Updated 10 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆19Updated 6 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆28Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 6 years ago
- ☆38Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Updated last year
- ☆109Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- ☆29Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ☆14Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 3 weeks ago