antmicro / fastvdmaLinks
Antmicro's fast, vendor-neutral DMA IP in Chisel
☆123Updated 3 months ago
Alternatives and similar repositories for fastvdma
Users that are interested in fastvdma are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- FuseSoC standard core library☆147Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- RISC-V Nox core☆68Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 3 weeks ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- RISC-V Verification Interface☆101Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- Labs to learn SpinalHDL☆151Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- A simple DDR3 memory controller☆59Updated 2 years ago