antmicro / fastvdmaLinks
Antmicro's fast, vendor-neutral DMA IP in Chisel
☆121Updated 2 weeks ago
Alternatives and similar repositories for fastvdma
Users that are interested in fastvdma are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆139Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- PCI express simulation framework for Cocotb☆163Updated last month
- The multi-core cluster of a PULP system.☆97Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆77Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Control and status register code generator toolchain☆137Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Announcements related to Verilator☆39Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISC-V Verification Interface☆92Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- ☆288Updated 2 months ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago