antmicro / fastvdmaLinks
Antmicro's fast, vendor-neutral DMA IP in Chisel
☆128Updated 7 months ago
Alternatives and similar repositories for fastvdma
Users that are interested in fastvdma are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆151Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆146Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆127Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆110Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 9 months ago
- A basic SpinalHDL project☆88Updated 4 months ago
- PCI express simulation framework for Cocotb☆186Updated 3 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISC-V Nox core☆71Updated 5 months ago
- RISC-V Verification Interface☆134Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated this week
- A demo system for Ibex including debug support and some peripherals☆85Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RISC-V System on Chip Template☆159Updated 4 months ago
- Labs to learn SpinalHDL☆151Updated last year
- ☆28Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- ☆70Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year