An executable specification of the RISCV ISA in L3.
☆42Mar 1, 2019Updated 7 years ago
Alternatives and similar repositories for l3riscv
Users that are interested in l3riscv are comparing it to the libraries listed below
Sorting:
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆17May 21, 2020Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Experimental translation of llvm to smt.☆58Apr 8, 2020Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- GNU Superoptimizer Version 2☆26May 19, 2021Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Schedule for ArtOfSAT☆10Oct 11, 2023Updated 2 years ago
- The implementation of an SMTLib dialect for xDSL☆17Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Not Another Range Library☆39Mar 9, 2014Updated 11 years ago
- Universal instruction selection☆12Jun 8, 2018Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Datalog engine based on DuckDB☆10Mar 8, 2023Updated 2 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- bil verification tool☆12Jun 30, 2022Updated 3 years ago
- ☆10Aug 18, 2025Updated 6 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- R package providing Asio C++ library header files☆14Nov 26, 2025Updated 3 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆33Jul 6, 2019Updated 6 years ago
- TensorRight: Automated Verification of Tensor Graph Rewrites☆18Nov 9, 2025Updated 3 months ago
- Type qualifiers for C☆16Sep 21, 2011Updated 14 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago