google / bottlerocketLinks
☆110Updated 7 years ago
Alternatives and similar repositories for bottlerocket
Users that are interested in bottlerocket are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆87Updated last week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Updated last year
- Useful utilities for BAR projects☆32Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Main page☆129Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆82Updated last year