google / bottlerocket
☆109Updated 6 years ago
Alternatives and similar repositories for bottlerocket:
Users that are interested in bottlerocket are comparing it to the libraries listed below
- Common RTL blocks used in SiFive's projects☆181Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- ☆77Updated 2 years ago
- ☆133Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- Chisel components for FPGA projects☆120Updated last year
- educational microarchitectures for risc-v isa☆66Updated 5 years ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- Provides various testers for chisel users☆101Updated 2 years ago
- ☆82Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆43Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆165Updated 6 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Chisel/Firrtl execution engine☆153Updated 5 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆132Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated last year
- Chisel Learning Journey☆108Updated last year
- ☆84Updated 2 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 6 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆232Updated 9 months ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- RISC-V Torture Test☆177Updated 6 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago