google / bottlerocketLinks
☆110Updated 7 years ago
Alternatives and similar repositories for bottlerocket
Users that are interested in bottlerocket are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆87Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- ☆88Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- Connectal is a framework for software-driven hardware development.☆175Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V Torture Test☆202Updated last year
- ☆50Updated last month
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year