google / bottlerocket
☆109Updated 6 years ago
Alternatives and similar repositories for bottlerocket:
Users that are interested in bottlerocket are comparing it to the libraries listed below
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- ☆82Updated this week
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Chisel Learning Journey☆108Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆79Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 6 months ago
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆164Updated 4 years ago
- Chisel components for FPGA projects☆122Updated last year
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- ☆310Updated 6 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Comment on the rocket-chip source code☆177Updated 6 years ago