google / bottlerocketLinks
☆109Updated 6 years ago
Alternatives and similar repositories for bottlerocket
Users that are interested in bottlerocket are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆211Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆84Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- ☆47Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Chisel components for FPGA projects☆124Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆169Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Open-source high-performance non-blocking cache☆83Updated 3 weeks ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- RISC-V Torture Test☆196Updated 11 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago