Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Feb 6, 2024Updated 2 years ago
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Low level access to BCM2837 SoC on Raspberry Pi 3 Model B/B+☆14Feb 23, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- ☆310Feb 6, 2026Updated 3 weeks ago
- Self-trained Large Language Models based on Meta LLaMa☆29Aug 11, 2023Updated 2 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- ☆48Aug 23, 2023Updated 2 years ago