whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆40Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆76Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆32Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆37Updated 3 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- ☆33Updated 6 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- PCI Express controller model☆66Updated 3 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Simple runtime for Pulp platforms☆49Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆58Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆52Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago