whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆32Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆71Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- ☆89Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated 3 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 5 months ago
- PCI Express controller model☆71Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Open-source high-performance non-blocking cache☆91Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated this week
- Simple runtime for Pulp platforms☆49Updated last month
- RV64GC Linux Capable RISC-V Core☆46Updated last month
- ☆33Updated 8 months ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆52Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆71Updated 3 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago