whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆40Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RV64GC Linux Capable RISC-V Core☆26Updated 2 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆50Updated 4 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆72Updated 2 weeks ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Simple runtime for Pulp platforms☆49Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 3 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- PCI Express controller model☆63Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago