whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated 2 years ago
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated last week
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- ☆32Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- PCI Express controller model☆71Updated 3 years ago
- ☆90Updated this week
- Hardware design with Chisel☆35Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Simple runtime for Pulp platforms☆50Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆105Updated 9 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- ☆51Updated last month
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Open-source high-performance non-blocking cache☆92Updated 2 months ago
- Chisel Things for OFDM☆32Updated 5 years ago