whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- ☆31Updated this week
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- Open source high performance IEEE-754 floating unit☆72Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆33Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆23Updated 7 years ago
- ☆35Updated last week
- ☆29Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- ☆61Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- ☆31Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago