whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- ☆32Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- PCI Express controller model☆71Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ☆90Updated 3 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- The multi-core cluster of a PULP system.☆111Updated 2 weeks ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RV64GC Linux Capable RISC-V Core☆51Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆13Updated 13 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- ☆20Updated last month
- Hardware design with Chisel☆35Updated 2 years ago