whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated last year
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Simple runtime for Pulp platforms☆48Updated this week
- ☆33Updated 2 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- ☆31Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Open source high performance IEEE-754 floating unit☆72Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆31Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆42Updated 3 years ago
- ☆30Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆61Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- PCI Express controller model☆57Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆41Updated 4 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- ☆29Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago