whutddk / Rift2CoreLinks
Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
☆39Updated 2 years ago
Alternatives and similar repositories for Rift2Core
Users that are interested in Rift2Core are comparing it to the libraries listed below
Sorting:
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- ☆32Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated this week
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- PCI Express controller model☆71Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 8 months ago
- ☆90Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Hardware design with Chisel☆35Updated 3 years ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- Simple runtime for Pulp platforms☆50Updated last week
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- Chisel Cheatsheet☆35Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆105Updated 9 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- Hardware Description Language Translator☆17Updated last week