ArchC / riscvLinks
RISC-V processor model
☆11Updated 5 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆13Updated 2 years ago
- Advanced Debug Interface☆14Updated 10 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- PCI Express controller model☆71Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- RISC-V Virtual Prototype☆45Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Network on Chip for MPSoC☆28Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- DUTH RISC-V Microprocessor☆22Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated this week
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆26Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆14Updated 9 months ago
- ☆13Updated 7 months ago