Fluid Pipelines
☆11May 4, 2018Updated 8 years ago
Alternatives and similar repositories for fluid
Users that are interested in fluid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 9 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Safe high-level bindings for the Boolector SMT solver☆14Apr 5, 2022Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- ☆11Jun 29, 2021Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆255Updated this week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆15Oct 24, 2019Updated 7 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 11 months ago
- ☆15Mar 24, 2023Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Staging area for new features of cocotb☆15Updated this week
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆11May 13, 2016Updated 10 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago