masc-ucsc / fluidLinks
Fluid Pipelines
☆11Updated 7 years ago
Alternatives and similar repositories for fluid
Users that are interested in fluid are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- design and verification of asynchronous circuits☆41Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Hardware generator debugger☆77Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- An automatic clock gating utility☆51Updated 6 months ago
- A configurable SRAM generator☆57Updated 2 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆26Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Updated 10 years ago
- Fast PnR toolchain for CGRA☆18Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Cross EDA Abstraction and Automation☆40Updated 2 weeks ago
- Useful utilities for BAR projects☆32Updated last year
- ☆33Updated 10 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- Open source RTL simulation acceleration on commodity hardware☆31Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated 10 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Advanced Debug Interface☆14Updated 9 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆23Updated 4 years ago