masc-ucsc / fluidLinks
Fluid Pipelines
☆11Updated 7 years ago
Alternatives and similar repositories for fluid
Users that are interested in fluid are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Hardware generator debugger☆76Updated last year
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- A DMA Controller for RISCV CPUs☆13Updated 10 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Advanced Debug Interface☆14Updated 9 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- ☆23Updated 4 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- Mutation Cover with Yosys (MCY)☆88Updated last week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- ☆13Updated 5 years ago
- ☆56Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- BSC Development Workstation (BDW)☆32Updated 11 months ago