Fluid Pipelines
☆11May 4, 2018Updated 7 years ago
Alternatives and similar repositories for fluid
Users that are interested in fluid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- MCP server for the X (Twitter) API -- give AI agents the ability to post, search, read, and engage on X☆35Feb 24, 2026Updated last month
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- ☆12May 20, 2021Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆15Oct 24, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 4 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Online audio file mastering analyzer☆12Aug 30, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- ☆30Aug 19, 2019Updated 6 years ago