ucb-bar / asyncqueue

Related projects ⓘ

Alternatives and complementary repositories for asyncqueue

• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated 7 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆56Updated 2 weeks ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆28Updated 3 weeks ago
• OpenXiangShan / nexus-am
  ☆30Updated this week
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆15Updated 2 weeks ago
• zhemao / riscv-dma3
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆26Updated 5 years ago
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆9Updated 4 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆13Updated this week
• riscv / riscv-test-env
  ☆40Updated 5 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆33Updated this week
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• sequencer / arithmetic
  ☆31Updated last month
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆46Updated 6 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated last year
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆40Updated 6 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆57Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• freechipsproject / www.chisel-lang.org
  The home of the Chisel3 website
  ☆20Updated 6 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆76Updated last year
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 3 months ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆67Updated this week
• sifive / fpga-shells
  ☆131Updated 2 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆15Updated 3 months ago