Lightweight re-packaging of AsyncQueue library from rocket-chip
☆19Jun 23, 2023Updated 2 years ago
Alternatives and similar repositories for asyncqueue
Users that are interested in asyncqueue are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Sources of the tusistor TUI app and the rusistor lib.☆14Dec 29, 2025Updated 2 months ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 6 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- ☆13Mar 10, 2025Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- ☆15Mar 27, 2025Updated 11 months ago
- Various resources used for discovery work in relation to Internal Developer Platforms☆14Oct 28, 2024Updated last year
- study uvm step by step☆11Mar 28, 2019Updated 6 years ago
- ☆19Feb 11, 2026Updated last month
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 7 years ago
- ☆10Dec 28, 2022Updated 3 years ago
- the macro kernel sysytem write in rust☆10Jun 8, 2020Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- ☆22Oct 24, 2020Updated 5 years ago
- 基于tcmalloc,实现了一个具有三层缓存的高并发内存池(ThreadCache、Centralcache,PageCache)☆13Mar 11, 2023Updated 3 years ago
- High performance field, property, and method access using bytecode generation☆13Mar 4, 2017Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆17Oct 9, 2023Updated 2 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- Memory System Microbenchmarks☆65Feb 9, 2023Updated 3 years ago
- a riscv64 os on LicheePi4A☆15Jul 16, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ratatui markdown editor☆37Mar 8, 2026Updated last week
- ☆33Mar 20, 2025Updated last year
- A UIButton subclass with a custom, built-in activity indicator☆34Jul 7, 2016Updated 9 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Slideshow player for VRCSDK3☆12Jan 17, 2023Updated 3 years ago