For contributions of Chisel IP to the chisel community.
☆73Sep 17, 2026Updated this week
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- ☆20Mar 3, 2026Updated 6 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆109Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆236Nov 7, 2025Updated 10 months ago
- ☆37Mar 20, 2025Updated last year
- ☆27Sep 3, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆28Dec 4, 2025Updated 9 months ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 6 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- ☆91Aug 14, 2026Updated last month
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- ☆12May 20, 2021Updated 5 years ago