freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆70Updated last year
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 3 months ago
- ☆90Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Generic Register Interface (contains various adapters)☆134Updated last month
- Lipsi: Probably the Smallest Processor in the World☆89Updated last year
- The multi-core cluster of a PULP system.☆111Updated last week
- Platform Level Interrupt Controller☆43Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆80Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆76Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month