For contributions of Chisel IP to the chisel community.
☆71Nov 7, 2024Updated last year
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- ☆33Mar 20, 2025Updated last year
- ☆26Sep 3, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Mar 6, 2026Updated 2 weeks ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- ☆12May 20, 2021Updated 4 years ago
- ☆71Feb 2, 2026Updated last month
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago