freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆65Updated 9 months ago
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Chisel Cheatsheet☆33Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆72Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- sram/rram/mram.. compiler☆38Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆26Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- ☆56Updated 3 years ago
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- A configurable SRAM generator☆53Updated this week