freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆70Updated last year
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆89Updated last week
- Chisel Cheatsheet☆34Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Generic Register Interface (contains various adapters)☆134Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆120Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- The multi-core cluster of a PULP system.☆109Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago