freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆61Updated 6 months ago
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- Chisel Cheatsheet☆33Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Platform Level Interrupt Controller☆40Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 2 months ago
- Chisel components for FPGA projects☆124Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A configurable SRAM generator☆50Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- The specification for the FIRRTL language☆56Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆33Updated 2 months ago