freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆66Updated 10 months ago
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- ☆76Updated last week
- The specification for the FIRRTL language☆63Updated last week
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- SpinalHDL Hardware Math Library☆91Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Platform Level Interrupt Controller☆43Updated last year
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- Generic Register Interface (contains various adapters)☆130Updated last month
- RISC-V Nox core☆68Updated 2 months ago