freechipsproject / ip-contributionsLinks
For contributions of Chisel IP to the chisel community.
☆70Updated last year
Alternatives and similar repositories for ip-contributions
Users that are interested in ip-contributions are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆90Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- Chisel Cheatsheet☆35Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Chisel components for FPGA projects☆128Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 11 months ago
- The multi-core cluster of a PULP system.☆111Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Updated 4 years ago
- The specification for the FIRRTL language☆62Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- Provides various testers for chisel users☆100Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆58Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated this week
- An implementation of RISC-V☆47Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago