ucb-bar / zscaleLinks
Z-scale Microarchitectural Implementation of RV32 ISA
☆55Updated 8 years ago
Alternatives and similar repositories for zscale
Users that are interested in zscale are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- ☆63Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- OpenFPGA☆33Updated 7 years ago
- ☆112Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆109Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago