ucb-bar / zscaleLinks
Z-scale Microarchitectural Implementation of RV32 ISA
☆55Updated 8 years ago
Alternatives and similar repositories for zscale
Users that are interested in zscale are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated this week
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- FuseSoC standard core library☆138Updated last week
- ☆63Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 6 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- ☆113Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago