ucb-bar / zscale
Z-scale Microarchitectural Implementation of RV32 ISA
☆55Updated 7 years ago
Alternatives and similar repositories for zscale:
Users that are interested in zscale are comparing it to the libraries listed below
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆63Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆172Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated this week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- FuseSoC standard core library☆128Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆110Updated 4 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago
- ☆45Updated 2 months ago
- Demo SoC for SiliconCompiler.☆57Updated 2 weeks ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago