Z-scale Microarchitectural Implementation of RV32 ISA
☆55May 30, 2017Updated 9 years ago
Alternatives and similar repositories for zscale
Users that are interested in zscale are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 7 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆387Apr 18, 2018Updated 8 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 7 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- ☆22Oct 24, 2020Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- A RISC-V processor☆14Dec 11, 2018Updated 7 years ago
- RISC-V compliant Timer IP☆14May 10, 2024Updated 2 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago