👾 Design ∪ Hardware
☆79Jul 1, 2026Updated last month
Alternatives and similar repositories for duh
Users that are interested in duh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 5 months ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆16Aug 21, 2019Updated 6 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 2 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆784Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 weeks ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Jul 21, 2026Updated 2 weeks ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 2 months ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 3 months ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The SiFive wake build tool☆94Updated this week
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- SystemVerilog grammar for tree-sitter☆122Nov 11, 2024Updated last year
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year