HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.
☆10Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for Open-HiPU200
Users that are interested in Open-HiPU200 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Updated this week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 2 weeks ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Oct 12, 2026Updated last week
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆12Jun 11, 2018Updated 8 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- Open Source AES☆31Oct 6, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Sep 25, 2026Updated 3 weeks ago
- Algorithmic C Machine Learning Library☆29Oct 13, 2026Updated last week
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆46Oct 12, 2026Updated last week
- ☆17Jul 5, 2023Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- ☆25Aug 7, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated 2 weeks ago
- ☆10May 26, 2023Updated 3 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated 3 weeks ago
- ☆21Sep 24, 2023Updated 3 years ago