☆11Feb 16, 2019Updated 7 years ago
Alternatives and similar repositories for OpenGPU
Users that are interested in OpenGPU are comparing it to the libraries listed below
Sorting:
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- ☆17Dec 21, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 10, 2026Updated 2 weeks ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Feb 10, 2026Updated 2 weeks ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- A basic GPU for altera FPGAs☆90Sep 18, 2019Updated 6 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆29May 1, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A scripting and animation runtime for the RAMSES rendering ecosystem☆10Jul 5, 2024Updated last year
- VehicleSim☆18Apr 8, 2025Updated 10 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆89Mar 26, 2023Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- kernel port for juicevm☆13May 25, 2021Updated 4 years ago