PacoReinaCampo / vhdl2verilog
Hardware Description Language Translator
☆15Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for vhdl2verilog
- Simple single-port AXI memory interface☆36Updated 5 months ago
- ☆16Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- AXI X-Bar☆19Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- APB Logic☆12Updated 9 months ago
- Implementation of the PCIe physical layer☆30Updated last week
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- ☆21Updated 2 months ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- AXI4 with a FIFO integrated with VIP☆15Updated 8 months ago
- ☆13Updated 5 years ago
- Hardware Description Language Translator☆17Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆35Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 3 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆26Updated 6 years ago