Hardware Description Language Translator
☆17Jun 9, 2026Updated last week
Alternatives and similar repositories for vhdl2verilog
Users that are interested in vhdl2verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Language Translator☆19Jun 9, 2026Updated last week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Direct Access Memory for MPSoC☆13Jun 9, 2026Updated last week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 9, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 9, 2026Updated last week
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- System on Chip verified with UVM/OSVVM/FV☆36Jun 9, 2026Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 9, 2026Updated last week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 9, 2026Updated last week
- Waveform Generator☆12Jul 18, 2022Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Jun 9, 2026Updated last week
- ☆16Jan 12, 2021Updated 5 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Customized vim and neovim color scheme inspired from lucario with darkblue elements☆11Jun 25, 2018Updated 7 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated 3 months ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Jun 9, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago