ucb-bar / hwacha-template
Template for projects using the Hwacha data-parallel accelerator
☆34Updated 4 years ago
Alternatives and similar repositories for hwacha-template:
Users that are interested in hwacha-template are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆72Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆21Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- Public release☆49Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆65Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆96Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆41Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- ☆32Updated last month
- ☆53Updated 4 years ago
- MIAOW2.0 FPGA implementable design☆12Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- ☆26Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- Chisel Cheatsheet☆33Updated last year
- ☆15Updated 4 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago