ucb-bar / hwacha-templateLinks
Template for projects using the Hwacha data-parallel accelerator
☆34Updated 5 years ago
Alternatives and similar repositories for hwacha-template
Users that are interested in hwacha-template are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆66Updated 3 years ago
- ☆22Updated 5 years ago
- Public release☆58Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- CNN accelerator☆28Updated 8 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- ☆89Updated last week
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆88Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆82Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- ☆70Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆37Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆160Updated last year