ucb-bar / hwacha-templateLinks
Template for projects using the Hwacha data-parallel accelerator
☆34Updated 4 years ago
Alternatives and similar repositories for hwacha-template
Users that are interested in hwacha-template are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆22Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆88Updated 2 years ago
- ☆66Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- Public release☆56Updated 5 years ago
- Next generation CGRA generator☆112Updated last week
- ☆81Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- CNN accelerator☆27Updated 8 years ago
- ☆71Updated last week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 5 years ago
- ☆36Updated 4 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆15Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago