ucb-bar / hwacha-templateLinks
Template for projects using the Hwacha data-parallel accelerator
☆34Updated 4 years ago
Alternatives and similar repositories for hwacha-template
Users that are interested in hwacha-template are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆22Updated 4 years ago
- ☆88Updated 2 years ago
- ☆66Updated 3 years ago
- ☆68Updated this week
- ☆81Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆66Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆112Updated this week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆15Updated 4 years ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Public release☆53Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆31Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago