☆29Jan 18, 2021Updated 5 years ago
Alternatives and similar repositories for Chisel-Training
Users that are interested in Chisel-Training are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆50Nov 9, 2021Updated 4 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆54Sep 20, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆14Aug 19, 2023Updated 3 years ago
- Quadcopter control and pole balancing using deep reinforcement learning and hand gestures on ultra96☆10Oct 31, 2023Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Sep 24, 2024Updated 2 years ago
- Sources for the GNU Radio hugo website☆14Oct 27, 2026Updated last week
- ☆11Jun 29, 2021Updated 5 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated 4 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- ☆13Jul 5, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆34Sep 18, 2026Updated last month
- All the lab tasks + assignments + projects we done in digital communication lab.☆10Dec 15, 2023Updated 2 years ago
- 百问网自主研制OpenJTAG烧录程序，OpenJTAG是能烧写s3c2410、s3c2440开发板的NOR/NAND Flash的仿真器。☆10Jul 9, 2020Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆48Oct 6, 2026Updated 3 weeks ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- ☆18Dec 17, 2023Updated 2 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago