☆28Jan 18, 2021Updated 5 years ago
Alternatives and similar repositories for Chisel-Training
Users that are interested in Chisel-Training are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- ☆48Nov 9, 2021Updated 4 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆11Aug 19, 2023Updated 2 years ago
- ☆14Mar 13, 2026Updated last week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- Quadcopter control and pole balancing using deep reinforcement learning and hand gestures on ultra96☆10Oct 31, 2023Updated 2 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 5 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- Simple UVM environment for experimenting with Verilator.☆38Mar 18, 2026Updated last week
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago