soDLA-publishment / soDLALinks
Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated
☆229Updated 4 months ago
Alternatives and similar repositories for soDLA
Users that are interested in soDLA are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- ☆66Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- ☆158Updated last month
- Chisel components for FPGA projects☆124Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- ☆326Updated 8 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- Chisel examples and code snippets☆251Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago