soDLA-publishment / soDLALinks
Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated
☆229Updated 4 months ago
Alternatives and similar repositories for soDLA
Users that are interested in soDLA are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 4 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆211Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- ☆66Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆185Updated 7 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- ☆163Updated last month
- Virtual Platform for NVDLA☆146Updated 6 years ago
- ☆331Updated 9 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Chisel components for FPGA projects☆124Updated last year
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago