soDLA-publishment / soDLALinks
Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated
☆231Updated 6 months ago
Alternatives and similar repositories for soDLA
Users that are interested in soDLA are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- ☆66Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Chisel components for FPGA projects☆126Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- Virtual Platform for NVDLA☆150Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- ☆184Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Public release☆57Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- Network on Chip Simulator☆287Updated last month