lowRISC / uncoreLinks
☆10Updated 3 years ago
Alternatives and similar repositories for uncore
Users that are interested in uncore are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Updated 5 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆14Updated 4 years ago
- Fluid Pipelines☆11Updated 7 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Advanced Debug Interface☆15Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- ☆47Updated last month
- Useful utilities for BAR projects☆31Updated last year
- ☆12Updated 2 weeks ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- ☆29Updated last month
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago