jbush001 / PASCLinks
Parallel Array of Simple Cores. Multicore processor.
☆99Updated 6 years ago
Alternatives and similar repositories for PASC
Users that are interested in PASC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- FGPU is a soft GPU architecture general purpose computing☆59Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- ☆64Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 6 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- A Tiny Processor Core☆110Updated 3 weeks ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago