Parallel Array of Simple Cores. Multicore processor.
☆100May 16, 2019Updated 6 years ago
Alternatives and similar repositories for PASC
Users that are interested in PASC are comparing it to the libraries listed below
Sorting:
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- 32-bit RISC processor☆23Jan 7, 2019Updated 7 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 10 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- ☆35Mar 10, 2021Updated 4 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- OpenReroc (Open source Reconfigurable robot component)☆10Oct 17, 2016Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Forth for RISC-V SBCs☆33Aug 2, 2025Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- ☆14Feb 24, 2025Updated last year
- Direct Access Memory for MPSoC☆13Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago