jbush001 / PASCLinks
Parallel Array of Simple Cores. Multicore processor.
☆99Updated 6 years ago
Alternatives and similar repositories for PASC
Users that are interested in PASC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆59Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago