Parallel Array of Simple Cores. Multicore processor.
☆101May 16, 2019Updated 7 years ago
Alternatives and similar repositories for PASC
Users that are interested in PASC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- 32-bit RISC processor☆23Jan 7, 2019Updated 7 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆43Mar 14, 2015Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Stack CPU Work In Progress☆29Jul 16, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 27, 2026Updated 2 weeks ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- OpenReroc (Open source Reconfigurable robot component)☆10Oct 17, 2016Updated 9 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated 2 months ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- GPGPU microprocessor architecture☆2,215Nov 8, 2024Updated last year
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- OpenGL-like graphics pipeline on a Xilinx FPGA☆35Dec 14, 2010Updated 15 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆157Jul 25, 2026Updated 2 weeks ago
- Network on Chip for MPSoC☆29Updated this week
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago