jbush001 / PASCLinks
Parallel Array of Simple Cores. Multicore processor.
☆99Updated 6 years ago
Alternatives and similar repositories for PASC
Users that are interested in PASC are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- ☆63Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- FuseSoC standard core library☆139Updated last week
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago