hplp / aes_chiselLinks
Implementation of the Advanced Encryption Standard in Chisel
☆19Updated 3 years ago
Alternatives and similar repositories for aes_chisel
Users that are interested in aes_chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Useful utilities for BAR projects☆32Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Fluid Pipelines☆11Updated 7 years ago
- ☆12Updated 4 years ago
- ☆20Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆82Updated last year
- ILA Model Database☆24Updated 5 years ago
- ☆29Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago