hplp / aes_chiselLinks
Implementation of the Advanced Encryption Standard in Chisel
☆19Updated 3 years ago
Alternatives and similar repositories for aes_chisel
Users that are interested in aes_chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Useful utilities for BAR projects☆32Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- Chisel implementation of AES☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- ILA Model Database☆24Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- ☆29Updated 8 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Collection of test cases for Yosys☆17Updated 4 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆12Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Fluid Pipelines☆11Updated 7 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- Hardware generator debugger☆77Updated last year
- ☆104Updated 3 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago