hplp / aes_chiselLinks
Implementation of the Advanced Encryption Standard in Chisel
☆19Updated 3 years ago
Alternatives and similar repositories for aes_chisel
Users that are interested in aes_chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Useful utilities for BAR projects☆32Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- ILA Model Database☆24Updated 5 years ago
- ☆29Updated 8 years ago
- ☆20Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Fluid Pipelines☆11Updated 7 years ago
- ☆12Updated 4 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- Chisel implementation of AES☆23Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆33Updated 8 months ago
- ☆81Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated 10 months ago
- Next generation CGRA generator☆116Updated last week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago