hplp / aes_chiselLinks
Implementation of the Advanced Encryption Standard in Chisel
☆19Updated 3 years ago
Alternatives and similar repositories for aes_chisel
Users that are interested in aes_chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- Chisel implementation of AES☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆12Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- A vector processor implemented in Chisel☆21Updated 11 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Fluid Pipelines☆11Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- ILA Model Database☆24Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆20Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆17Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- Hardware generator debugger☆77Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Updated 6 years ago
- ☆29Updated 8 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A configurable SRAM generator☆57Updated 5 months ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- DASS HLS Compiler☆29Updated 2 years ago