redpanda3 / chisel-bookLinks
Hardware design with Chisel
☆32Updated 2 years ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- ☆33Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- A prototype GUI for chisel-development☆52Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆31Updated 5 years ago
- ☆39Updated last year
- The 'missing header' for Chisel☆20Updated 2 months ago
- The home of the Chisel3 website☆20Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆29Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- ☆18Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆31Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago