Hardware design with Chisel
☆35Feb 9, 2023Updated 3 years ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- coursier CLI launchers☆14Jan 7, 2026Updated last month
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- ☆14Sep 3, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago