Chlorophytus / broccoliLinks
A soft multimedia/graphics processor prototype in Chisel 3
☆11Updated 2 years ago
Alternatives and similar repositories for broccoli
Users that are interested in broccoli are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆22Updated 5 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- ☆20Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Updated 10 months ago
- Wavious Wlink☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆92Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- Chisel/Firrtl execution engine☆155Updated last year
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- ☆13Updated 4 years ago
- Collection of test cases for Yosys☆17Updated 4 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- BFM Tester for Chisel HDL☆14Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Network components (NIC, Switch) for FireBox☆19Updated last year
- Chisel Cheatsheet☆35Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- ☆22Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- The working draft to split rocket core out from rocket chip☆14Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 3 years ago