jgoeders / dac_sdc_2021

Related projects ⓘ

Alternatives and complementary repositories for dac_sdc_2021

• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago
• jgoeders / dac_sdc_2021_designs
  ☆19Updated 2 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆22Updated 2 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆32Updated 5 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 3 years ago
• AiArtisan / dac_sdc_2022_champion
  ☆20Updated 2 years ago
• PSCLab-ASU / Systolic-CNN
  ☆15Updated 3 years ago
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆17Updated 8 months ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• jgoeders / dac_sdc_2022_designs
  ☆17Updated 2 years ago
• xyzxinyizhang / 2019-DAC-System-Design-Contest
  ☆35Updated 5 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago
• yuehniu / CNN.frequencyFPGA
  CNN Accelerator in Frequency Domain
  ☆10Updated 4 years ago
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆32Updated 2 months ago
• harvard-acc / ESP_Systolic_Array_Accelerator
  ☆3Updated 3 years ago
• microideax / Open-Dnn
  ☆27Updated 5 years ago
• UCLA-VAST / FlexCNN
  ☆70Updated last year
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated 2 years ago
• williamyang4978 / PipeCNN_Winograd
  An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
  ☆36Updated 3 years ago
• fffasttime / AnyPackingNet
  ☆24Updated 8 months ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆12Updated 2 years ago
• Hosseinabady / SDSoC-Benchmarks
  ☆17Updated 3 years ago
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• CASR-HKU / DPACS
  ☆18Updated last year
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆33Updated 4 years ago