xliu0709 / DACSDC2021Links
☆11Updated last year
Alternatives and similar repositories for DACSDC2021
Users that are interested in DACSDC2021 are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- ☆17Updated 2 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆26Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆27Updated 2 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆44Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆33Updated 6 years ago
- ☆18Updated 2 years ago
- ☆10Updated 6 months ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆71Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆111Updated 4 years ago
- ☆71Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago