xliu0709 / DACSDC2021Links
☆11Updated last year
Alternatives and similar repositories for DACSDC2021
Users that are interested in DACSDC2021 are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- ☆21Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆113Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- ☆18Updated 2 years ago
- ☆17Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆44Updated 2 years ago
- ☆28Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆34Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- ☆26Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆17Updated 2 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago