xliu0709 / DACSDC2021Links
☆11Updated last year
Alternatives and similar repositories for DACSDC2021
Users that are interested in DACSDC2021 are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- Open-source of MSD framework☆16Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆21Updated 2 years ago
- ☆113Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- ☆44Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆28Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- ☆17Updated 2 years ago
- ☆18Updated 2 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆26Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆11Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago