xliu0709 / DACSDC2021View external linksLinks
☆11Apr 15, 2024Updated last year
Alternatives and similar repositories for DACSDC2021
Users that are interested in DACSDC2021 are comparing it to the libraries listed below
Sorting:
- ☆17Nov 20, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated 2 weeks ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- Vitis Video Analytics SDK☆45Apr 25, 2024Updated last year
- ☆38Mar 11, 2019Updated 6 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 4 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆10Nov 27, 2024Updated last year
- ☆11Oct 27, 2022Updated 3 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Apr 9, 2019Updated 6 years ago
- ☆11Feb 12, 2024Updated 2 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 2 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- A memory mapped VGA controller for ZedBoard☆12Feb 20, 2018Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- ☆13Jul 11, 2023Updated 2 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Jun 8, 2021Updated 4 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago