xliu0709 / DACSDC2021Links
☆11Updated last year
Alternatives and similar repositories for DACSDC2021
Users that are interested in DACSDC2021 are comparing it to the libraries listed below
Sorting:
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- ☆44Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆21Updated 3 years ago
- ☆120Updated 5 years ago
- ☆26Updated 2 years ago
- ☆18Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆17Updated 2 years ago
- ☆29Updated 7 months ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆35Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆70Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago