☆27Nov 4, 2022Updated 3 years ago
Alternatives and similar repositories for DAC-SDC-2020-SEUer
Users that are interested in DAC-SDC-2020-SEUer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- 可运行☆40Jul 1, 2022Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- ☆11Oct 27, 2022Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆17Jun 13, 2022Updated 4 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 5 years ago
- ☆10Nov 27, 2024Updated last year
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- ☆32Mar 31, 2025Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- Codes to implement MobileNet V2 in a FPGA☆32Dec 21, 2020Updated 5 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- 从零快速使用Ubuntu，搭建深度学习环境，持续更新中☆12Apr 18, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆35Jul 24, 2019Updated 7 years ago
- ☆14Aug 1, 2024Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆42Aug 11, 2020Updated 5 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38May 27, 2021Updated 5 years ago