AILearnerLi / DAC-SDC-2020-SEUer
☆26Updated 2 years ago
Alternatives and similar repositories for DAC-SDC-2020-SEUer:
Users that are interested in DAC-SDC-2020-SEUer are comparing it to the libraries listed below
- ☆21Updated 2 years ago
- ☆17Updated 2 years ago
- ☆11Updated 11 months ago
- ☆20Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆44Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- ☆29Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆49Updated 6 years ago
- ☆26Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago
- Open-source of MSD framework☆16Updated last year