AILearnerLi / DAC-SDC-2020-SEUerLinks
☆26Updated 2 years ago
Alternatives and similar repositories for DAC-SDC-2020-SEUer
Users that are interested in DAC-SDC-2020-SEUer are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- ☆17Updated 2 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆20Updated 3 years ago
- ☆11Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆46Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- ☆16Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago