AILearnerLi / DAC-SDC-2020-SEUerLinks
☆26Updated 2 years ago
Alternatives and similar repositories for DAC-SDC-2020-SEUer
Users that are interested in DAC-SDC-2020-SEUer are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- ☆17Updated 2 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆11Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- ☆31Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- ☆28Updated 5 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- ☆47Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago