AILearnerLi / DAC-SDC-2020-SEUerView external linksLinks
☆26Nov 4, 2022Updated 3 years ago
Alternatives and similar repositories for DAC-SDC-2020-SEUer
Users that are interested in DAC-SDC-2020-SEUer are comparing it to the libraries listed below
Sorting:
- ☆21Oct 26, 2022Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- 可运行☆39Jul 1, 2022Updated 3 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆11Oct 27, 2022Updated 3 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated last year
- ☆10Nov 27, 2024Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Aug 24, 2022Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Aug 11, 2020Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- Code for ICML 2022 paper "SPDY: Accurate Pruning with Speedup Guarantees"☆20May 3, 2023Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- ☆23Oct 7, 2021Updated 4 years ago