Yang-YiFan / DiracDeltaNet
PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
☆31Updated 5 years ago
Alternatives and similar repositories for DiracDeltaNet:
Users that are interested in DiracDeltaNet are comparing it to the libraries listed below
- ☆70Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆33Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆15Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆23Updated 3 years ago
- ☆33Updated 6 years ago
- ☆71Updated 2 years ago
- ☆57Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- ☆35Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 10 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆26Updated 3 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month