Yang-YiFan / DiracDeltaNetLinks
PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
☆32Updated 6 years ago
Alternatives and similar repositories for DiracDeltaNet
Users that are interested in DiracDeltaNet are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆72Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆71Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆34Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- ☆28Updated 4 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆40Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- ☆29Updated 6 years ago
- ☆58Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- Simulator for BitFusion☆100Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago