Yang-YiFan / DiracDeltaNetLinks
PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
☆31Updated 6 years ago
Alternatives and similar repositories for DiracDeltaNet
Users that are interested in DiracDeltaNet are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆33Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆71Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆16Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆33Updated 6 years ago
- ☆58Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MAERI public release☆31Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- Eyeriss chip simulator☆36Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago