Yang-YiFan / DiracDeltaNetLinks
PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
☆32Updated 6 years ago
Alternatives and similar repositories for DiracDeltaNet
Users that are interested in DiracDeltaNet are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆71Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆72Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ☆35Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆30Updated 6 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆40Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago