Yang-YiFan / DiracDeltaNetLinks
PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
☆31Updated 6 years ago
Alternatives and similar repositories for DiracDeltaNet
Users that are interested in DiracDeltaNet are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆33Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- ☆71Updated 2 years ago
- ☆33Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest