jgoeders / dac_sdc_2020Links
DAC System Design Contest 2020
☆29Updated 5 years ago
Alternatives and similar repositories for dac_sdc_2020
Users that are interested in dac_sdc_2020 are comparing it to the libraries listed below
Sorting:
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆35Updated 5 years ago
- ☆23Updated 3 years ago
- ☆20Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆33Updated 6 years ago
- ☆19Updated 4 years ago
- ☆71Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆21Updated 2 years ago
- ☆71Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- ☆18Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆27Updated 2 months ago
- ☆17Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- ☆28Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆11Updated last year
- ☆53Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆58Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago