Microdent / Handwritten_Mathematical_Calculator_on_FPGALinks
A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.
☆41Updated 5 years ago
Alternatives and similar repositories for Handwritten_Mathematical_Calculator_on_FPGA
Users that are interested in Handwritten_Mathematical_Calculator_on_FPGA are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- 中文:☆101Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- FPGA☆158Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- ☆246Updated last year
- some interesting demos for starters☆82Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆151Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago