Microdent / Handwritten_Mathematical_Calculator_on_FPGALinks
A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.
☆40Updated 4 years ago
Alternatives and similar repositories for Handwritten_Mathematical_Calculator_on_FPGA
Users that are interested in Handwritten_Mathematical_Calculator_on_FPGA are comparing it to the libraries listed below
Sorting:
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 中文:☆101Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- ☆111Updated 4 years ago
- ☆52Updated 2 years ago
- ☆46Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago