Microdent / Handwritten_Mathematical_Calculator_on_FPGALinks
A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.
☆40Updated 5 years ago
Alternatives and similar repositories for Handwritten_Mathematical_Calculator_on_FPGA
Users that are interested in Handwritten_Mathematical_Calculator_on_FPGA are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- 基于HLS 的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- 中文:☆104Updated 5 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA☆158Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆160Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- ☆48Updated 7 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- PYNQ学习资料☆171Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago