CASR-HKU / MSD-FCCM23Links
Open-source of MSD framework
☆16Updated 2 years ago
Alternatives and similar repositories for MSD-FCCM23
Users that are interested in MSD-FCCM23 are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- ☆18Updated 2 years ago
- ☆29Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- ☆44Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- A co-design architecture on sparse attention☆53Updated 4 years ago
- ☆48Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- Model LLM inference on single-core dataflow accelerators☆15Updated 2 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- ☆14Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆17Updated 5 months ago
- ☆35Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- ☆120Updated 5 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago