xyzxinyizhang / 2019-DAC-System-Design-Contest

Related projects: ⓘ

• xyzxinyizhang / 2018-DAC-System-Design-Contest
  ☆53Updated 5 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆90Updated 5 years ago
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆41Updated last year
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆34Updated 4 years ago
• heheda365 / ultra_net
  FPGA-based neural network inference project for 2020 DAC System Design Contest
  ☆109Updated 3 years ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆30Updated 5 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 2 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆86Updated 5 years ago
• Anonymous788 / YOLO_BlockCir
  ☆30Updated 5 years ago
• jgoeders / dac_sdc_2021_designs
  ☆18Updated 2 years ago
• jiangwx / SkrSkr
  The second place winner for DAC-SDC 2020
  ☆96Updated 2 years ago
• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated last year
• jgoeders / dac_sdc_2022_designs
  ☆16Updated last year
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• os-hxfan / Static_BFP_CNN
  Static Block Floating Point Quantization for CNN
  ☆32Updated 3 years ago
• williamyang4978 / PipeCNN_Winograd
  An OpenCL-Based FPGA Accelerator for Compressed YOLOv2
  ☆35Updated 3 years ago
• GATECH-EIC / AutoDNNchip
  ☆67Updated 4 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• jzfengziyan / shufflenetv2_hls
  A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC
  ☆11Updated 5 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago
• ralbertazzi / bnn
  Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
  ☆47Updated 6 years ago
• qixingzhang / SummerSchool2022-Vitis-AI
  Vitis AI Lab: MNIST classifier
  ☆17Updated 2 years ago
• AiArtisan / dac_sdc_2022_champion
  ☆20Updated last year
• jgoeders / dac_2019_contest
  ☆12Updated this week
• jonathan93sh / CNNA
  A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
  ☆20Updated 2 years ago
• PSCLab-ASU / Systolic-CNN
  ☆12Updated 3 years ago
• ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
  2020 xilinx summer school
  ☆16Updated 4 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆21Updated 6 years ago
• PannenetsF / TQT
  TQT's pytorch implementation.
  ☆20Updated 2 years ago