xyzxinyizhang / 2019-DAC-System-Design-ContestLinks
☆35Updated 5 years ago
Alternatives and similar repositories for 2019-DAC-System-Design-Contest
Users that are interested in 2019-DAC-System-Design-Contest are comparing it to the libraries listed below
Sorting:
- ☆53Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆33Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆23Updated 3 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆26Updated 2 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- ☆17Updated 2 years ago
- ☆71Updated 5 years ago
- ☆14Updated 5 years ago
- Proposed solution of team DeepZ for 2018 DAC System Design Contest☆25Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆19Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆238Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago