DNN-Accelerators / Open-Source-IPsLinks
☆35Updated 6 years ago
Alternatives and similar repositories for Open-Source-IPs
Users that are interested in Open-Source-IPs are comparing it to the libraries listed below
Sorting:
- HLS implemented systolic array structure☆41Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆72Updated 2 years ago
- ☆32Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- ☆19Updated 2 years ago
- ☆17Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- ☆26Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆64Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- ☆39Updated last week