DNN-Accelerators / Open-Source-IPsLinks
☆33Updated 6 years ago
Alternatives and similar repositories for Open-Source-IPs
Users that are interested in Open-Source-IPs are comparing it to the libraries listed below
Sorting:
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆27Updated 2 months ago
- ☆71Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆35Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆16Updated 4 years ago
- ☆22Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆18Updated 2 years ago
- ☆71Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆16Updated 3 weeks ago
- ☆8Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆15Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆41Updated 11 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆12Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month