jgoeders / dac_sdc_2020_designs
Designs for finalist teams of the DAC System Design Contest
☆37Updated 4 years ago
Alternatives and similar repositories for dac_sdc_2020_designs:
Users that are interested in dac_sdc_2020_designs are comparing it to the libraries listed below
- ☆20Updated 3 years ago
- ☆23Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆71Updated 2 years ago
- ☆17Updated 2 years ago
- ☆21Updated 2 years ago
- ☆70Updated 5 years ago
- ☆11Updated 11 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆33Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆26Updated last week
- ☆28Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- ☆3Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- ☆57Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 6 months ago
- ☆18Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- ☆26Updated 2 years ago
- ☆16Updated 4 years ago