jgoeders / dac_sdc_2020_designsLinks
Designs for finalist teams of the DAC System Design Contest
☆37Updated 5 years ago
Alternatives and similar repositories for dac_sdc_2020_designs
Users that are interested in dac_sdc_2020_designs are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- ☆34Updated 6 years ago
- ☆23Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆20Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆72Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆21Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆28Updated 4 months ago
- ☆17Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆58Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- Open-source of MSD framework☆16Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- ☆18Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago