jgoeders / dac_sdc_2020_designs
Designs for finalist teams of the DAC System Design Contest
☆37Updated 4 years ago
Alternatives and similar repositories for dac_sdc_2020_designs:
Users that are interested in dac_sdc_2020_designs are comparing it to the libraries listed below
- ☆20Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆33Updated 6 years ago
- ☆21Updated 2 years ago
- ☆23Updated 3 years ago
- ☆17Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆26Updated last month
- ☆70Updated 5 years ago
- ☆11Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- ☆18Updated 2 years ago
- ☆71Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- ☆57Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- ☆16Updated 4 years ago
- ☆8Updated last year
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- ☆26Updated 2 years ago