jgoeders / dac_sdc_2020_designsView external linksLinks
Designs for finalist teams of the DAC System Design Contest
☆37Jul 8, 2020Updated 5 years ago
Alternatives and similar repositories for dac_sdc_2020_designs
Users that are interested in dac_sdc_2020_designs are comparing it to the libraries listed below
Sorting:
- ☆19Mar 16, 2022Updated 3 years ago
- ☆23Oct 7, 2021Updated 4 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- The second place winner for DAC-SDC 2020☆99Apr 23, 2022Updated 3 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 4 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- ☆19Mar 17, 2021Updated 4 years ago
- ☆11Apr 15, 2024Updated last year
- ☆35Mar 1, 2019Updated 6 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- ☆53Jul 24, 2019Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Dec 5, 2019Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- torch_quantizer is a out-of-box quantization tool for PyTorch models on CUDA backend, specially optimized for Diffusion Models.☆23Mar 29, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆50Jan 12, 2026Updated last month
- ☆45Jan 28, 2026Updated 2 weeks ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- [CVPR 2022] AlignQ: Alignment Quantization with ADMM-based Correlation Preservation☆11Jan 6, 2023Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆10Nov 27, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- ☆26May 9, 2023Updated 2 years ago
- Quantization in the Jagged Loss Landscape of Vision Transformers☆13Oct 22, 2023Updated 2 years ago
- ☆47Nov 23, 2023Updated 2 years ago