Designs for finalist teams of the DAC System Design Contest
☆38Jul 8, 2020Updated 6 years ago
Alternatives and similar repositories for dac_sdc_2020_designs
Users that are interested in dac_sdc_2020_designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Mar 16, 2022Updated 4 years ago
- ☆24Oct 7, 2021Updated 5 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- ☆18Nov 20, 2022Updated 3 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆27Nov 4, 2022Updated 3 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- ☆18Jun 13, 2022Updated 4 years ago
- ☆35Jul 24, 2019Updated 7 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 7 years ago
- ☆53Jul 24, 2019Updated 7 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆212Jan 10, 2024Updated 2 years ago
- TQT's pytorch implementation.☆22Dec 17, 2021Updated 4 years ago
- ☆32Mar 31, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- PyTorch implementation of Near-Lossless Post-Training Quantization of Deep Neural Networks via a Piecewise Linear Approximation☆23Feb 17, 2020Updated 6 years ago
- ☆11Nov 27, 2024Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆10Oct 23, 2017Updated 8 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆29May 9, 2023Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆56Jan 12, 2026Updated 9 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated 2 years ago
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 3 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- ☆53Mar 31, 2026Updated 6 months ago