This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆39Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
Users that are interested in High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS are comparing it to the libraries listed below
Sorting:
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆41Oct 15, 2019Updated 6 years ago
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- PYNQ学习资料☆175Nov 28, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- A simple SX1303 based LoRa Gateway for FeatherWing ecosystem.☆26Jul 5, 2021Updated 4 years ago
- ☆18Jul 19, 2018Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Jul 4, 2018Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago
- view at https://xupsh.github.io/ccc2021/☆23Apr 16, 2022Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆762Aug 21, 2024Updated last year
- ☆10Sep 26, 2024Updated last year
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆32Jan 26, 2021Updated 5 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- https://www.hackster.io/Altaga/facemask-detector-f0c10f☆14Jan 6, 2023Updated 3 years ago
- ☆12Dec 22, 2024Updated last year
- ☆20Dec 3, 2025Updated 3 months ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- ☆11Mar 26, 2020Updated 5 years ago
- Higher-order Masking of AES-128 based on the Rivain and Prouff method, CPRR method and Common Shares with Random Reduction method.☆14May 13, 2017Updated 8 years ago
- ☆35Jan 22, 2026Updated last month
- ☆91Apr 15, 2020Updated 5 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- Detecting whether a person has fallen or not based on images☆14Sep 26, 2021Updated 4 years ago
- ☆16Feb 24, 2026Updated 3 weeks ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- ☆16Jul 29, 2025Updated 7 months ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Keras implementation of RetinaNet object detection.☆38Mar 14, 2018Updated 8 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆625May 15, 2018Updated 7 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago