louisliuwei / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆37Updated 4 years ago
Related projects: ⓘ
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- ☆43Updated 6 years ago
- PYNQ学习资料☆153Updated 4 years ago
- 中文:☆89Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- 3×3脉动阵列乘法器☆33Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board