louisliuwei / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆38Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆44Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- ☆43Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- PYNQ学习资料☆159Updated 4 years ago
- The second place winner for DAC-SDC 2020☆94Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆24Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆87Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- 中文：☆92Updated 4 years ago
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- ☆60Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago