This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.
☆39Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
Users that are interested in High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆116Feb 22, 2021Updated 5 years ago
- PYNQ学习资料☆177Nov 28, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19Jul 19, 2018Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 7 years ago
- view at https://xupsh.github.io/ccc2021/☆23Apr 16, 2022Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆242Apr 12, 2021Updated 5 years ago
- 中文版 Parallel Programming for FPGAs☆765Aug 21, 2024Updated last year
- ☆10Sep 26, 2024Updated last year
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆32Jan 26, 2021Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python Productivity for ZYNQ☆2,311Mar 2, 2026Updated 3 months ago
- https://www.hackster.io/Altaga/facemask-detector-f0c10f☆14Jan 6, 2023Updated 3 years ago
- ☆13Dec 22, 2024Updated last year
- ☆21Dec 3, 2025Updated 6 months ago
- ☆786Mar 20, 2026Updated 2 months ago
- Higher-order Masking of AES-128 based on the Rivain and Prouff method, CPRR method and Common Shares with Random Reduction method.☆15May 13, 2017Updated 9 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- ☆12Aug 12, 2020Updated 5 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- ☆20May 30, 2026Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- ☆12Oct 8, 2024Updated last year
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆16Jul 29, 2025Updated 10 months ago
- 精选 了一系列很棒的学习或者练习算法的网址、项目等，受到 awesome-awesomeness 以及其他 awesome 系列项目的启发。☆20Jun 6, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 8 years ago
- it is a set for all the respository of the project.☆101Jul 23, 2019Updated 6 years ago
- ☆18Dec 20, 2023Updated 2 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 3 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- Accelerate convolution neural network for face recognition using GPU☆15Nov 24, 2020Updated 5 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago