Inference-and-Optimization / High-Level-Synthesis-Study-Notes
Vivado HLS study notes, courses, documents.
☆12Updated 5 years ago
Alternatives and similar repositories for High-Level-Synthesis-Study-Notes:
Users that are interested in High-Level-Synthesis-Study-Notes are comparing it to the libraries listed below
- ☆34Updated last week
- ☆26Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆18Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆11Updated last year
- Open-source of MSD framework☆16Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- ☆28Updated 3 years ago
- ☆12Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆39Updated 9 months ago
- ☆70Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago