Inference-and-Optimization / High-Level-Synthesis-Study-NotesLinks
Vivado HLS study notes, courses, documents.
☆12Updated 5 years ago
Alternatives and similar repositories for High-Level-Synthesis-Study-Notes
Users that are interested in High-Level-Synthesis-Study-Notes are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆49Updated 2 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- Attentionlego☆12Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆71Updated 8 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Updated 4 years ago
- ☆38Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆62Updated 4 months ago
- ☆18Updated 2 years ago
- ☆41Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- RTL generator for SpGEMM☆11Updated 4 years ago
- ☆60Updated 7 months ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆101Updated 6 months ago
- A co-design architecture on sparse attention☆53Updated 4 years ago