Chisel Things for OFDM
☆32Jul 1, 2020Updated 5 years ago
Alternatives and similar repositories for ofdm
Users that are interested in ofdm are comparing it to the libraries listed below
Sorting:
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆60Nov 7, 2024Updated last year
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- ☆24May 6, 2023Updated 2 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ☆87Jan 30, 2026Updated last month
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago