mcci-catena / catena-riscv32-fpgaLinks
RISC-V 32-bit core for MCCI Catena 4710
☆10Updated 6 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 8 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆20Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago