mcci-catena / catena-riscv32-fpgaLinks
RISC-V 32-bit core for MCCI Catena 4710
☆10Updated 5 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Atom Hardware IDE☆13Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Repository containing the DSP gateware cores☆13Updated last week
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆12Updated 4 years ago
- ☆20Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Docker Development Environment for SpinalHDL☆20Updated 10 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago