mcci-catena / catena-riscv32-fpgaView external linksLinks
RISC-V 32-bit core for MCCI Catena 4710
☆10Jul 31, 2019Updated 6 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 8 months ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- ☆14May 24, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- The Micro Python project☆15Dec 24, 2020Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆57Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week