mcci-catena / catena-riscv32-fpgaLinks
RISC-V 32-bit core for MCCI Catena 4710
☆10Updated 6 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- ☆20Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Cross compile FPGA tools☆21Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week