mcci-catena / catena-riscv32-fpga
RISC-V 32-bit core for MCCI Catena 4710
☆10Updated 5 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆13Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- WISHBONE Builder☆14Updated 8 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Repository containing the DSP gateware cores☆13Updated 7 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- sample VCD files☆37Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- ☆20Updated 2 years ago