mcci-catena / catena-riscv32-fpgaLinks
RISC-V 32-bit core for MCCI Catena 4710
☆10Updated 5 years ago
Alternatives and similar repositories for catena-riscv32-fpga
Users that are interested in catena-riscv32-fpga are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Atom Hardware IDE☆13Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- ☆20Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Simplified environment for litex☆14Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago