SmartNIC
☆14Dec 13, 2018Updated 7 years ago
Alternatives and similar repositories for fa18-smartnic
Users that are interested in fa18-smartnic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- ☆12Aug 4, 2022Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆27Jul 27, 2017Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Jul 2, 2019Updated 7 years ago
- μP4: A framework for programming dataplane of network devices☆35Aug 4, 2020Updated 5 years ago
- The Diderot language compiler☆15Mar 13, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆11Apr 3, 2023Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated 2 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆30Oct 3, 2021Updated 4 years ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆12Jul 9, 2022Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- ☆19Oct 26, 2025Updated 9 months ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- This repo hold information on the open-standard OVP APIs☆20Dec 11, 2025Updated 7 months ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆35Jun 23, 2025Updated last year
- git://gitorious.org/flashimg/flashimg.git☆13Nov 25, 2013Updated 12 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆106Feb 22, 2023Updated 3 years ago