ucb-ee290c / fa18-smartnicLinks
SmartNIC
☆14Updated 6 years ago
Alternatives and similar repositories for fa18-smartnic
Users that are interested in fa18-smartnic are comparing it to the libraries listed below
Sorting:
- P4 compatible HLS modules☆11Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- corundum work on vu13p☆22Updated 2 years ago
- ☆35Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- ☆10Updated 2 years ago
- ☆34Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆11Updated 9 years ago
- ☆20Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- ☆15Updated 3 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ☆13Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 5 months ago
- ☆15Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago