ucb-ee290c / fa18-smartnic
SmartNIC
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for fa18-smartnic
- P4 compatible HLS modules☆10Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- ☆10Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆14Updated 2 years ago
- ☆18Updated 3 years ago
- corundum work on vu13p☆17Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago
- An FPGA-based NetTLP adapter☆21Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆30Updated 8 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- ☆15Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated 10 months ago
- Verilog PCI express components☆18Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆32Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated this week
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated 3 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆12Updated 9 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago