ucb-ee290c / fa18-smartnic
SmartNIC
☆14Updated 6 years ago
Alternatives and similar repositories for fa18-smartnic:
Users that are interested in fa18-smartnic are comparing it to the libraries listed below
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- ☆14Updated 2 years ago
- P4 compatible HLS modules☆10Updated 6 years ago
- An FPGA-based NetTLP adapter☆24Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- corundum work on vu13p☆18Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- ☆18Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆33Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆30Updated 9 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- ☆20Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆43Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year