ucb-ee290c / fa18-smartnic
SmartNIC
☆14Updated 6 years ago
Alternatives and similar repositories for fa18-smartnic
Users that are interested in fa18-smartnic are comparing it to the libraries listed below
Sorting:
- P4 compatible HLS modules☆11Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- corundum work on vu13p☆19Updated last year
- ☆14Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆12Updated 8 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- ☆19Updated 4 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆11Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago