openrisc / or1k_marocchinoView external linksLinks
OpenRISC processor IP core based on Tomasulo algorithm
☆35Feb 18, 2022Updated 3 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below
Sorting:
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 8 months ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆574Aug 21, 2025Updated 5 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 7 months ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated last month
- I-cache line packing and branch misprediction measuring tool☆18Dec 1, 2016Updated 9 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21May 28, 2018Updated 7 years ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- ☆34Feb 6, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- SD/MMC Analyzer for Saleae Logic☆39Mar 18, 2024Updated last year
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- Generic Automatic Parallel Profiler☆35Oct 4, 2020Updated 5 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- Linux kernel source tree☆34Feb 6, 2026Updated last week
- mantle library☆44Dec 20, 2022Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- Minimal Forth interpreter for ARMv7 machines☆10Jul 26, 2017Updated 8 years ago
- TreeFuser is a tool that perform traversals fusion for recursive tree traversals written in subset of the c++ language.☆11Aug 13, 2023Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 4, 2026Updated last week
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- A set of visualization engines.☆14Updated this week
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- Find or build all reverse dependencies of a Haskell package using Nix☆14Jul 26, 2020Updated 5 years ago
- ☆11Dec 8, 2025Updated 2 months ago