openrisc / or1k_marocchinoLinks
OpenRISC processor IP core based on Tomasulo algorithm
☆33Updated 3 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Main page☆128Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- FuseSoC standard core library☆147Updated 5 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- ☆112Updated 4 years ago
- ☆50Updated last month
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- An implementation of RISC-V☆42Updated last month
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- M-extension for RISC-V cores.☆31Updated 11 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago