OpenRISC processor IP core based on Tomasulo algorithm
☆37Feb 18, 2022Updated 4 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 4 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Readings in Computer Architectures☆17Apr 27, 2026Updated 5 months ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- OpenRISC 1200 implementation☆184Nov 11, 2015Updated 10 years ago
- Minimal Forth interpreter for ARMv7 machines☆11Jul 26, 2017Updated 9 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20May 28, 2018Updated 8 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆34Jul 21, 2026Updated 2 months ago
- Linux kernel source tree☆36Aug 29, 2026Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- OpenHCL Linux Kernel☆23Updated this week
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 months ago
- The BYTE hands free interface☆11Oct 11, 2021Updated 4 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- S/PDIF Library☆11Apr 13, 2026Updated 5 months ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Development tools for Atari Jaguar 64☆10Jan 30, 2015Updated 11 years ago
- ☆20Dec 28, 2021Updated 4 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Client for the Axis Network camera☆13Apr 18, 2015Updated 11 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 8 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- SD/MMC Analyzer for Saleae Logic☆40Mar 18, 2024Updated 2 years ago