openrisc / or1k_marocchinoLinks
OpenRISC processor IP core based on Tomasulo algorithm
☆32Updated 3 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- An implementation of RISC-V☆38Updated 3 weeks ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆85Updated 3 weeks ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆72Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- ☆105Updated 2 months ago
- OmniXtend cache coherence protocol☆82Updated last month
- FuseSoC standard core library☆146Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆107Updated this week
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year