OpenRISC processor IP core based on Tomasulo algorithm
☆37Feb 18, 2022Updated 4 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Car Diagnostics Software compatible with ELM327 OBD usb device☆11May 10, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 4 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 6 months ago
- Source for openrisc.io☆14Jul 9, 2026Updated 3 months ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- OpenRISC 1200 implementation☆184Nov 11, 2015Updated 10 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20May 28, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 4k Mixed Reality headset☆40Oct 7, 2017Updated 9 years ago
- A simple VM to play with OSR in LLVM☆20Jun 11, 2017Updated 9 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Minimal Forth interpreter for ARMv7 machines☆11Jul 26, 2017Updated 9 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated last week
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- The BYTE hands free interface☆11Oct 11, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Development tools for Atari Jaguar 64☆10Jan 30, 2015Updated 11 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 6 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆584Updated this week
- NeoGeo 2 Player Tetris using NeoBits NeoDev library☆12Jun 25, 2012Updated 14 years ago
- ☆13Jan 10, 2016Updated 10 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Mach4 archived source.☆21Jun 7, 2024Updated 2 years ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- SPI core☆12Jul 17, 2014Updated 12 years ago
- PLT Redex models of LVar calculi☆10Apr 6, 2015Updated 11 years ago
- Very small and high performance CPU☆13Dec 3, 2024Updated last year
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago