☆24May 6, 2023Updated 2 years ago
Alternatives and similar repositories for spinalhdl-online
Users that are interested in spinalhdl-online are comparing it to the libraries listed below
Sorting:
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆23Oct 1, 2022Updated 3 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 4 years ago
- ☆15Dec 6, 2024Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 2 weeks ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- ☆19Aug 27, 2022Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Feb 17, 2026Updated 2 weeks ago
- ☆21Mar 9, 2021Updated 5 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Apr 9, 2024Updated last year
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 2 months ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- ☆13Mar 2, 2023Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 7 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago