dai-pch / FSMLinks
A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
☆13Updated 4 years ago
Alternatives and similar repositories for FSM
Users that are interested in FSM are comparing it to the libraries listed below
Sorting:
- ☆65Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆20Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆22Updated 5 years ago
- ☆80Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Public release☆56Updated 6 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last month
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Craft 2 top-level repository☆14Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- ☆37Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- ☆56Updated 6 years ago
- ☆27Updated 6 years ago
- ☆29Updated 5 years ago
- ☆23Updated 3 years ago