dai-pch / FSM
A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
☆13Updated 3 years ago
Alternatives and similar repositories for FSM:
Users that are interested in FSM are comparing it to the libraries listed below
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- FFT generator using Chisel☆59Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- ☆21Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- ☆23Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ☆27Updated 4 years ago
- Craft 2 top-level repository☆13Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆65Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆20Updated 5 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated 11 months ago
- ☆36Updated 6 years ago
- ☆46Updated 6 years ago
- ☆20Updated 5 years ago
- ☆26Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Public release☆51Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- ☆16Updated 6 years ago
- ☆25Updated 3 years ago
- ☆27Updated 3 weeks ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago