A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
☆13Oct 8, 2021Updated 4 years ago
Alternatives and similar repositories for FSM
Users that are interested in FSM are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- ☆27Dec 15, 2021Updated 4 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 9 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆26Jun 16, 2025Updated 8 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Android app implementing Hexagonal Grid model with Circular views.☆10Mar 4, 2015Updated 10 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Tool to compile & package a mod☆10Aug 22, 2023Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆10Jun 13, 2014Updated 11 years ago
- Library providing access to ESP8266 micro-controller hardware☆10Feb 7, 2015Updated 11 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago