dai-pch / FSMLinks
A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
☆13Updated 3 years ago
Alternatives and similar repositories for FSM
Users that are interested in FSM are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Craft 2 top-level repository☆14Updated 6 years ago
- ☆66Updated 3 years ago
- ☆21Updated 5 years ago
- ☆27Updated 5 years ago
- ☆20Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆23Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆33Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆28Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- HYF's high quality verilog codes☆13Updated 5 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago