A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
☆13Oct 8, 2021Updated 4 years ago
Alternatives and similar repositories for FSM
Users that are interested in FSM are comparing it to the libraries listed below
Sorting:
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- Crowd source for code used in the lectures of Functional Programming Principles in Scala☆10Aug 30, 2016Updated 9 years ago
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- ☆22Oct 24, 2020Updated 5 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago
- A distributed filesystem☆10Jan 31, 2017Updated 9 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- ☆28Dec 15, 2021Updated 4 years ago
- TIPRDC: Task-Independent Privacy-Respecting Data Crowdsourcing Framework for Deep Learning with Anonymized Intermediate Representations☆20Dec 27, 2020Updated 5 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ☆13Jan 20, 2021Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- cadence-cis-allegro-library☆17May 16, 2013Updated 12 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆26Feb 13, 2026Updated last month
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- ☆13Apr 13, 2024Updated last year
- Learning project to better understand blockchains and how to implement them in Swift. Heavily based on Naivechain: https://github.com/lha…☆11Apr 5, 2017Updated 8 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- CMake/GoogleTest/TravisCI/Coveralls/CoverityScan/Doxygen☆10Aug 8, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Easily create a mirror of crates.io (crate downloads only, not the website)☆13Aug 26, 2018Updated 7 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- 实验：rust 实现 llama2 推理☆17Feb 23, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆17Apr 14, 2022Updated 3 years ago