IA-C-Lab-Fudan / Chisel-FFT-generatorLinks
FFT generator using Chisel
☆62Updated 3 years ago
Alternatives and similar repositories for Chisel-FFT-generator
Users that are interested in Chisel-FFT-generator are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- ☆60Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆77Updated 10 years ago
- AXI总线连接器☆103Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆66Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- AHB3-Lite Interconnect☆90Updated last year
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago