Docker Development Environment for SpinalHDL
☆20Aug 8, 2024Updated 2 years ago
Alternatives and similar repositories for SpinalDev
Users that are interested in SpinalDev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- ☆24May 6, 2023Updated 3 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Jun 18, 2026Updated 2 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- ☆14Mar 27, 2026Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISCV lock-step checker based on Spike☆16Updated this week
- Small footprint and configurable Inter-Chip communication cores☆66Aug 6, 2026Updated 3 weeks ago
- The sources of the online SpinalHDL doc☆31Aug 20, 2026Updated last week
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- ☆325Jan 23, 2026Updated 7 months ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆20Jul 7, 2016Updated 10 years ago
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Aug 3, 2026Updated 3 weeks ago
- ☆65Mar 31, 2025Updated last year
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆735Updated this week