plex1 / SpinalDevLinks
Docker Development Environment for SpinalHDL
☆20Updated last year
Alternatives and similar repositories for SpinalDev
Users that are interested in SpinalDev are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Wishbone interconnect utilities☆42Updated 8 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- demo project to show how to use vivado tcl scripts to do everything.☆17Updated 10 years ago
- ☆60Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆26Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- ☆38Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- UART models for cocotb☆31Updated last month
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- RISC-V processor☆32Updated 3 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- ☆13Updated 4 years ago