Docker Development Environment for SpinalHDL
☆20Aug 8, 2024Updated last year
Alternatives and similar repositories for SpinalDev
Users that are interested in SpinalDev are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- A reimplementation of a tiny stack CPU☆89Dec 8, 2023Updated 2 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- ☆24May 6, 2023Updated 3 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62May 28, 2026Updated last week
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆15Mar 27, 2026Updated 2 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Jun 2, 2026Updated last week
- Scala library to support coroutines and generators☆20Apr 3, 2011Updated 15 years ago
- The sources of the online SpinalHDL doc☆31May 29, 2026Updated last week
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 5 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆316Jan 23, 2026Updated 4 months ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 months ago
- Linux on LiteX-VexRiscv☆712May 28, 2026Updated last week
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago