SpinalHDL components for Corundum Ethernet
☆15Aug 16, 2023Updated 2 years ago
Alternatives and similar repositories for SpinalCorundum
Users that are interested in SpinalCorundum are comparing it to the libraries listed below
Sorting:
- ☆21Feb 15, 2023Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- The sources of the online SpinalHDL doc☆30Feb 28, 2026Updated last week
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Aug 7, 2023Updated 2 years ago
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- ☆39Dec 8, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- ☆14May 24, 2025Updated 9 months ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- A Key–Value Database☆12Oct 1, 2023Updated 2 years ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆12Oct 6, 2022Updated 3 years ago
- ☆12Apr 6, 2025Updated 11 months ago
- Some research on the gopro hero7 for security and interoperability☆13Dec 6, 2019Updated 6 years ago
- SystemVerilog file list pruner☆16Updated this week