SpinalHDL components for Corundum Ethernet
☆15Aug 16, 2023Updated 3 years ago
Alternatives and similar repositories for SpinalCorundum
Users that are interested in SpinalCorundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Feb 15, 2023Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Tutorial on how to boot Zephyr on the Avnet/Digilent Zedboard, includes building a FPGA bitstream and the First Stage Boot Loader (FSBL)☆20Sep 21, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆30Mar 3, 2024Updated 2 years ago
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 4 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- ☆19Jul 9, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Dec 9, 2018Updated 7 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆15Aug 21, 2023Updated 3 years ago
- ☆11Jul 7, 2026Updated 3 months ago
- ☆10Jan 25, 2023Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 10 months ago
- The sources of the online SpinalHDL doc☆32Oct 30, 2026Updated last week
- SIPEED Tang MEGA 138K with FPGA GOWIN GW5AST-138 SOC (Embedded RISC-V AE350)☆12Mar 12, 2024Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- Various examples for Chisel HDL☆33Mar 20, 2022Updated 4 years ago
- ☆13Dec 21, 2023Updated 2 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- ☆13May 15, 2015Updated 11 years ago
- Some research on the gopro hero7 for security and interoperability☆14Dec 6, 2019Updated 6 years ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Oct 28, 2026Updated last week
- ☆18Sep 9, 2024Updated 2 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆12Nov 21, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- ☆18Mar 30, 2025Updated last year
- A 3GPP 5G NR compliant Polar code library, which is a slight modification of https://github.com/robmaunder/polar-3gpp-matlab.☆12Mar 22, 2019Updated 7 years ago