SpinalHDL components for Corundum Ethernet
☆15Aug 16, 2023Updated 2 years ago
Alternatives and similar repositories for SpinalCorundum
Users that are interested in SpinalCorundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Feb 15, 2023Updated 3 years ago
- SpinalHDL - Cryptography libraries☆60Jul 19, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jul 9, 2025Updated 9 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- SpinalHDL Hardware Math Library☆100Jul 12, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- The sources of the online SpinalHDL doc☆31Updated this week
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 4 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- Some research on the gopro hero7 for security and interoperability☆13Dec 6, 2019Updated 6 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 3 months ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆12Nov 21, 2019Updated 6 years ago
- ☆17Sep 9, 2024Updated last year
- ☆12Jan 27, 2016Updated 10 years ago
- A patched version of Streampunk/sdpoker with additional source-filter testing and bug fixes, used by AMWA-TV/nmos-testing☆21Apr 9, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- ☆38Dec 8, 2024Updated last year
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 4 months ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Text editor that mimicks the famous nano, written in go.☆16Dec 11, 2020Updated 5 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ambarella H22 Firmware unpacker and packer☆19Nov 29, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆220Apr 24, 2026Updated last week
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 6 years ago
- ☆24Apr 12, 2026Updated 3 weeks ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago