FPGA-House-AG / SpinalCorundumLinks
SpinalHDL components for Corundum Ethernet
☆13Updated 2 years ago
Alternatives and similar repositories for SpinalCorundum
Users that are interested in SpinalCorundum are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆20Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆26Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆27Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- understanding of cocotb (In Chinese Only)☆20Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- ☆24Updated 2 years ago
- ☆79Updated 3 years ago
- AXI Stream UART (verilog)☆11Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- Verilog RTL Design☆45Updated 4 years ago
- ☆30Updated 3 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆69Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆21Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆27Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Open FPGA Modules☆24Updated last year
- Craft 2 top-level repository☆14Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago