FPGA-House-AG / SpinalCorundum
SpinalHDL components for Corundum Ethernet
☆11Updated last year
Alternatives and similar repositories for SpinalCorundum:
Users that are interested in SpinalCorundum are comparing it to the libraries listed below
- ☆17Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- Craft 2 top-level repository☆13Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆9Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆14Updated 3 weeks ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆23Updated 10 months ago
- ☆26Updated 2 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- ☆14Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆24Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- The sources of the online SpinalHDL doc☆26Updated last week
- Docker Development Environment for SpinalHDL☆19Updated 8 months ago
- ☆27Updated 4 years ago