ucb-bar / dsptoolsLinks
A Library of Chisel3 Tools for Digital Signal Processing
☆236Updated last year
Alternatives and similar repositories for dsptools
Users that are interested in dsptools are comparing it to the libraries listed below
Sorting:
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Chisel examples and code snippets☆251Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated last month
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆326Updated 8 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Chisel components for FPGA projects☆124Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆258Updated this week
- RISC-V Torture Test☆195Updated 10 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Labs to learn SpinalHDL☆148Updated 11 months ago
- RISC-V CPU Core☆327Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month