ucb-bar / dsptoolsLinks
A Library of Chisel3 Tools for Digital Signal Processing
☆239Updated last year
Alternatives and similar repositories for dsptools
Users that are interested in dsptools are comparing it to the libraries listed below
Sorting:
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel examples and code snippets☆259Updated 3 years ago
- ☆344Updated last week
- Chisel/Firrtl execution engine☆154Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆210Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Verilog Configurable Cache☆182Updated 9 months ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Torture Test☆197Updated last year
- Chisel Learning Journey☆110Updated 2 years ago
- Labs to learn SpinalHDL☆149Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- VeeR EL2 Core☆298Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆292Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆244Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆295Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- A basic SpinalHDL project☆88Updated last month
- A Fast, Low-Overhead On-chip Network☆226Updated last month
- Build Customized FPGA Implementations for Vivado☆340Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆294Updated last year