IBM / chiffreLinks
A fault-injection framework using Chisel and FIRRTL
☆36Updated 4 months ago
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆12Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆82Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆90Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Updated 10 years ago
- ☆20Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel Cheatsheet☆35Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- Next generation CGRA generator☆118Updated last week
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago