IBM / chiffreLinks
A fault-injection framework using Chisel and FIRRTL
☆37Updated 3 months ago
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- ☆12Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A prototype GUI for chisel-development☆52Updated 5 years ago
- ☆81Updated last year
- Hardware generator debugger☆75Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- The specification for the FIRRTL language☆63Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A DMA Controller for RISCV CPUs☆14Updated 10 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago