IBM / chiffreLinks
A fault-injection framework using Chisel and FIRRTL
☆36Updated 3 weeks ago
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆33Updated 3 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Useful utilities for BAR projects☆31Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆15Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A configurable SRAM generator☆50Updated last week
- Floating point modules for CHISEL☆32Updated 10 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆33Updated 2 months ago
- The specification for the FIRRTL language☆55Updated last week
- Consistency checker for memory subsystem traces☆21Updated 8 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- ☆12Updated 4 years ago