A fault-injection framework using Chisel and FIRRTL
☆36Sep 17, 2025Updated 6 months ago
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 6 months ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆88Updated this week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆15Mar 15, 2026Updated last week
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated last year
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Mar 6, 2026Updated 2 weeks ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- ☆38Dec 8, 2024Updated last year