A fault-injection framework using Chisel and FIRRTL
☆36Sep 17, 2025Updated 5 months ago
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- ☆87Jan 30, 2026Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy☆10Jan 4, 2017Updated 9 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago