IBM / chiffreLinks
A fault-injection framework using Chisel and FIRRTL
☆36Updated last month
Alternatives and similar repositories for chiffre
Users that are interested in chiffre are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆12Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Useful utilities for BAR projects☆32Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆20Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- ☆80Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Advanced Debug Interface☆14Updated 8 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆33Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago