Alternatives and similar repositories for MultiScalarMultiplication

Users that are interested in MultiScalarMultiplication are comparing it to the libraries listed below

• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆18Updated 3 years ago
• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆19Updated 3 years ago
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆24Updated 9 months ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆54Updated 11 months ago
• cysic-labs / ZPrize-23-Prize1
  ☆17Updated 8 months ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆20Updated 4 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆55Updated 5 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆25Updated last year
• ucb-bar / sha3
  ☆81Updated last year
• KastnerRG / Spector-HLS
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆26Updated 4 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• arc-research-lab / AIM
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆22Updated 2 weeks ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 6 months ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆22Updated 7 years ago
• ucb-art / fft
  ☆20Updated 5 years ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆19Updated 6 years ago
• IamFlea / AdderCircuitGenerator
  This script generates and analyzes prefix tree adders.
  ☆38Updated 4 years ago
• Csuk0914 / dnn-rtl
  Verilog RTL Implementation of DNN
  ☆10Updated 6 years ago
• gilani / fpfma
  Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
  ☆19Updated 11 years ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 10 years ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆50Updated last month
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 9 months ago
• suchandler96 / gem5-NVDLA
  ☆30Updated 2 months ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 5 years ago
• supranational / hardware
  Low level arithmetic primitives in RTL
  ☆23Updated 5 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• bu-icsg / SimFHE
  ☆35Updated 9 months ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆91Updated 8 months ago