connormas / MultiScalarMultiplicationLinks
Chisel module for performing Multi-Scalar Multiplication
☆13Updated 3 years ago
Alternatives and similar repositories for MultiScalarMultiplication
Users that are interested in MultiScalarMultiplication are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 3 weeks ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- This script generates and analyzes prefix tree adders.☆40Updated 4 years ago
- ☆26Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 4 months ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆57Updated 5 years ago
- ☆35Updated 5 months ago
- ☆80Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 9 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆18Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- ☆16Updated 2 years ago
- ☆29Updated 7 years ago
- Generic AXI interconnect fabric☆13Updated 11 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago