connormas / MultiScalarMultiplication
Chisel module for performing Multi-Scalar Multiplication
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for MultiScalarMultiplication
- A Hardware Implemented Poseidon Hasher☆18Updated 2 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆53Updated 5 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆17Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆16Updated 3 months ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆53Updated 4 years ago
- ☆15Updated 2 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆94Updated 7 months ago
- Run Rocket Chip on VCU128☆27Updated this week
- ☆15Updated last year
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- ☆21Updated last month
- ☆15Updated 2 months ago
- ☆76Updated 8 months ago
- ☆31Updated last month
- Hardware implementation of ORAM☆22Updated 7 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆36Updated 7 months ago
- This script generates and analyzes prefix tree adders.☆36Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- ☆19Updated 2 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- Integer Multiplier Generator for Verilog☆17Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆25Updated last week