Alternatives and similar repositories for MultiScalarMultiplication

Users that are interested in MultiScalarMultiplication are comparing it to the libraries listed below

• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆20Updated 3 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆36Updated last year
• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆21Updated 3 years ago
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆26Updated 5 months ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆23Updated 5 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆24Updated 8 years ago
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆61Updated last year
• suchandler96 / gem5-NVDLA
  ☆42Updated 10 months ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 11 years ago
• CastLab-KAIST / OpenMDS
  ☆14Updated 3 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆59Updated 5 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆27Updated 2 years ago
• arc-research-lab / AIM
  AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…
  ☆24Updated 8 months ago
• Csuk0914 / dnn-rtl
  Verilog RTL Implementation of DNN
  ☆10Updated 7 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 3 months ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆20Updated 7 years ago
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆65Updated 5 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆62Updated 7 months ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆83Updated 7 years ago
• bu-icsg / SimFHE
  ☆47Updated last year
• Xilinx / SLASH
  A research shell for Alveo V80
  ☆23Updated last month
• KULeuven-COSIC / NTRU_NTT_HW
  ☆25Updated 4 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆95Updated last year
• CMU-SAFARI / PiDRAM
  PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …
  ☆70Updated 2 years ago
• IamFlea / AdderCircuitGenerator
  This script generates and analyzes prefix tree adders.
  ☆39Updated 4 years ago
• meton-robean / Vector_MulAdd_Accelerator
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆53Updated 5 years ago
• ucb-bar / sha3
  ☆82Updated last year
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆19Updated 3 years ago
• flokrieger / Aloha-HE
  ☆28Updated 5 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆117Updated last year