connormas / MultiScalarMultiplicationLinks
Chisel module for performing Multi-Scalar Multiplication
☆13Updated 3 years ago
Alternatives and similar repositories for MultiScalarMultiplication
Users that are interested in MultiScalarMultiplication are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆18Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 2 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- ☆26Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- Hardware implementation of ORAM☆23Updated 8 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆58Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆14Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- ☆18Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆80Updated last year
- ☆36Updated 7 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆18Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆59Updated last year
- ☆80Updated last week
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago