connormas / MultiScalarMultiplicationLinks
Chisel module for performing Multi-Scalar Multiplication
☆13Updated 3 years ago
Alternatives and similar repositories for MultiScalarMultiplication
Users that are interested in MultiScalarMultiplication are comparing it to the libraries listed below
Sorting:
- A Hardware Implemented Poseidon Hasher☆20Updated 3 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆26Updated 5 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- ☆42Updated 10 months ago
- ☆27Updated 2 years ago
- This script generates and analyzes prefix tree adders.☆39Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆14Updated 3 years ago
- ☆82Updated last year
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆59Updated 5 years ago
- ☆47Updated last year
- Hardware implementation of ORAM☆24Updated 8 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆19Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- Run Rocket Chip on VCU128☆30Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆36Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Updated 4 years ago
- ☆17Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 2 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month