IBM / esp-chisel-acceleratorsLinks
Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
☆24Updated 5 years ago
Alternatives and similar repositories for esp-chisel-accelerators
Users that are interested in esp-chisel-accelerators are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- A configurable SRAM generator☆53Updated last week
- ☆30Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆14Updated 3 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- sram/rram/mram.. compiler☆35Updated last year