Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
☆25Feb 1, 2020Updated 6 years ago
Alternatives and similar repositories for esp-chisel-accelerators
Users that are interested in esp-chisel-accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆12May 20, 2021Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆14Aug 31, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- ☆13Oct 31, 2023Updated 2 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- ☆23Mar 15, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Jul 12, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Updated this week
- FPU Generator☆21Updated this week
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago