IBM / esp-chisel-acceleratorsLinks
Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
☆24Updated 5 years ago
Alternatives and similar repositories for esp-chisel-accelerators
Users that are interested in esp-chisel-accelerators are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆14Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆20Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆27Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A DMA Controller for RISCV CPUs☆14Updated 10 years ago
- ☆12Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A configurable SRAM generator☆53Updated last week
- CNN accelerator☆27Updated 8 years ago