IBM / esp-chisel-acceleratorsLinks
Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
☆24Updated 5 years ago
Alternatives and similar repositories for esp-chisel-accelerators
Users that are interested in esp-chisel-accelerators are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆14Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 months ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Advanced Debug Interface☆15Updated 6 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆20Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- CNN accelerator☆27Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 6 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- Craft 2 top-level repository☆14Updated 6 years ago
- sram/rram/mram.. compiler☆37Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago