IBM / esp-chisel-accelerators
Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
☆23Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for esp-chisel-accelerators
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆11Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- ☆22Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Chisel Cheatsheet☆31Updated last year
- A vector processor implemented in Chisel☆21Updated 10 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A configurable SRAM generator☆40Updated this week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- sram/rram/mram.. compiler☆29Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆20Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- ☆13Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆11Updated 3 years ago